The ADC10080 is a monolithic CMOS analog-to-digital con-verter capable of converting analog input signals into 10-bit digital words at 80 Megasamples per second (MSPS). This converter uses a differential, pipeline architecture with digital error correction and an on-chip sample-and-hold circuit to provide a complete conversion solution, and to minimize power consumption, while providing excellent dynamic per-formance. A unique sample-and-hold stage yields a full-power bandwidth of 400 MHz. Operating on a single 3.0V power supply, this device consumes just 78.6 mW at 80 MSPS, including the reference current. The Standby feature reduces power consumption to just 15 mW.
The differential inputs provide a full scale selectable input swing of 2.0 VP-P, 1.5 VP-P, 1.0 VP-P, with the possibility of a single-ended input. Full use of the differential input is recom-mended for optimum performance. An internal +1.2V preci-sion bandgap reference is used to set the ADC full-scale range, and also allows the user to supply a buffered refer-enced voltage for those applications requiring increased ac-curacy. The output data format is 10-bit offset binary, or two's complement.
This device is available in the 28-lead TSSOP package and will operate over the industrial temperature range of −40˚C to +85˚C.
|
|
|
Ultrasound and ImagingInstrumentationCellular Based Stations/Communications ReceiversSonar/RadarxDSLWireless Local LoopsData Acquisition SystemsDSP Front Ends
|
Single +3.0V operationSelectable 2.0 VP-P, 1.5 VP-P, or 1.0 VP-P full-scale input swing400 MHz −3 dB input bandwidthLow power consumptionStandby modeOn-chip reference and sample-and-hold amplifierOffset binary or two's complement data formatSeparate adjustable output driver supply to accommodate 2.5V and 3.3V logic families28-pin TSSOP package
|
Post a Buying Lead
Required Field 
